PHOENIX-D48 PCI EXPRESS CAMERA LINK HIGH PERFORMANCE/HIGH SPEED DIGITAL FRAME GRABBER

- Single Base, Dual Base or Medium Camera Link Configurations.
- Single lane (x1) v1.1 PCI Express interface.
- PCI Express burst rates in excess of 190Mbytes/sec.
- Supports Power over Camera Link with *SafePower*.
- Supports digital areascan / linescan cameras.
- Accepts multi-tap & multi-channel camera formats, including line and pixel interleaved.
- Maximum pixel clock of 85MHz.
- Software Development Kit (SDK) supports various operating systems for rapid integration.
- v1.2 Camera Link compliant
- Bus mastering hardware control of scatter-gather requires 0% host CPU intervention.
- Dual channel serial port with EIA-644 signalling.
- Supports Camera Link serial comms API.
- Implements Data Valid (DVAL) for slow data rate cameras.
- Opto-Isolated, TTL and EIA-644 I/O.
- Utilises software configurable FPGA technology for maximum flexibility.
- RoHS compliant.







OVERVIEW

Phoenix-D48CL is a PCI Express board for the acquisition of digital data from a variety of Camera Link sources, including digital frame capture and line scan cameras. It supports all the formats of the Base and Medium configurations, i.e. single 8 to 16-bit data, through 12-bit RGB, to four tap 12-bit sources, as well as dual Base configuration, i.e. acquisition from two asynchronous Base cameras.

Phoenix-D48CL also supports various camera tap formats, such as line interlaced - adjacent lines are output simultaneously; line offset - lines are output from different parts of the CCD simultaneously; pixel interlaced - adjacent pixels on the same line are output simultaneously; and pixel offset - pixels are output from different parts of the same line simultaneously.

Phoenix-D48CL supports the Power over Camera Link (PoCL) functionality with *SafePower* and is able to provide power to PoCL enabled cameras via the Camera Link data cable thereby removing the need for a separate power supply. Conventional non-PoCL cameras are still supported.

ROI and sub-sampling controls are used to increase application processing speed by only storing the required data. In addition, the LUT functionality provides support for gamma correction, dynamic range cropping, binary thresholding and Bayer white color balancing in real time. The DataMapper further reduces the load on the host processor by mapping and packing the acquired data prior to transfer across the PCI Express bus. For example, the acquired data can be mapped into a suitable format and transferred directly to the graphics display, without the need for any host processing.


The PCI interface comprises intelligent scatter-gather hardware which reads its instructions direct from memory without any host CPU intervention. This in turn controls the DMA engine, which transfers the packed video data into any target memory which can be reached from the PCI bus. This can be system memory, graphics memory, or even other devices on the same or other PCI busses, such as DSP cards, etc.

The majority of the functionality is implemented in a single FPGA (Field Programmable Gate Array) providing a flexible solution for interfacing to Camera Link compliant sources. The FPGA implements the PCI interface, hardware scatter-gather control, PCI Initiator Burst Control (DMA), Acquisition Control, Region of Interest (ROI) and



sub-sampling control, DataMapping functions, Datapath FIFOs and Counter/Timer support. In addition, the board contains Look Up Table (LUT) functionality, a dual Universal Asynchronous Receiver Transmitter (UART), 4 bit opto-isolated I/O, two 2-bit differential input ports and two 8-bit TTL I/O ports.

The Software Development Kit (SDK), available as a separate item, allows rapid system development and integration. It provides comprehensive example applications and optimized libraries, and is available for a variety of operating systems via a common API, including 32 bit and 64-bit Windows and Linux as well as Mac OS X, VxWorks, DOS, and QNX. Drivers for third party applications are also available, e.g. Common Vision Blox, LabVIEW, Image-Pro Plus, etc. As well as functions that control the hardware, the libraries include general purpose functions for the manipulation and display of images. A separate datasheet describes the SDK in detail.



SYSTEM BLOCK DIAGRAM

HARDWARE SPECIFICATION

Camera Clock:	<i>Phoenix</i> supports effective clock rates from DC to the Camera Link maximum of 85MHz, usin the Camera Link Strobe (STB) and Data Valid (DVAL) signals.		
Camera FIFO:	Data from the video source is stored in a FIFO prior to being processed by <i>Phoenix</i> . For certain high bandwidth applications it is possible to extend the FIFO size - please contact your distributor for more details.		
PoCL:	 Phoenix supports the Power over Camera Link (PoCL) functionality and is able to provide power to PoCL enabled cameras via the Camera Link data cable thereby removing the need for a separate power supply. In addition to this the <i>Phoenix</i> implements <i>SafePower</i>, an intelligent sense mechanism which detects the presence of a PoCL camera before applying power to it. This safety mechanism ensures that power is not applied to conventional non-PoCL cameras. <i>Phoenix</i> can supply up to 4W at a nominal 12V to a PoCL camera, as required by the Camera Link specification. Both Camera Link connectors support PoCL, which with <i>SafePower</i> allows the use of any combination of PoCL and conventional cameras. Note that the current Camera Link specification does not allow the use of medium configuration PoCL cameras. 		
Acquisition Control:	The acquisition trigger control module is used to determine which video frames to acquire from the camera. The system can be configured for a single trigger event to acquire all subsequent frames, a trigger event per frame, or continuous acquisition irrespective of the trigger condition. The trigger event is programmable between level or edge sensing on one of the opto-isolated or EIA-644 control inputs.		
	When running in linescan mode, there is an additional mode that uses the active trigger input as an envelope signal. In this mode all lines are acquired whilst the trigger input is asserted. The hardware can also delay the trigger event by a fixed time period or number of lines, and allows the trigger event transducer to be located remotely from the camera.		
Region of Interest:	The Region Of Interest (ROI) controls which part of the camera output data to acquire. In areascan mode, this is a rectangular region with software programmable width, height and x / y offset. Linescan mode is similar, allowing control of the width and x offset, with the height control being used to package the data into pseudo frames for subsequent processing by the user's application. <i>Phoenix</i> supports an additional mode (DataStream) whereby data is acquired based upon the control inputs, e.g. all data is acquired when Frame Valid (FVAL) and Line Valid (LVAL) are both asserted. This is necessary for cameras that output their own arbitrary ROIs within a single video frame, or those that vary the amount of data output on each line.		
Sub-Sampling:	Software controlled hardware sub-sampling is also supported. A factor of $x1$, $x2$, $x4$ or $x8$ can be independently selected for both x and y directions, e.g. a horizontal factor of $x4$ and a vertical factor of $x2$ would acquire every 4th pixel across a line and every 2nd line down the frame.		
DataMapper:	The raw camera data can be reformatted in hardware for ease of subsequent processing. For example, a mono data source can be converted into 32-bit color data, ready to be sent directly to graphics card memory, thus reducing the host processor overhead. The optimum use of system resources is determined by the user's application, e.g. packing mono data into 32-bit color reduces the host processor overhead at the expense of increasing the amount of data transferred across the PCI bus.		
	The output formats supported include 8, 16 and 32-bit mono, as well as 15, 16, 24, 32 and 48-bit color in both RGB and BGR ordering, thus supporting big and little endian processor formats. The data is also pre-packed into a 64-bit stream, prior to being sent across the PCI bus, for maximum transfer performance.		

LUT:	A 16-bit in, 16-bit out (i.e. 65,536 by 16) LUT per channel allows arbitrary mappings between the	
LUI	A fo-bit in, fo-bit out (i.e. 05,550 by fo) LOT per channel anows arbitrary mappings between the input data from the video source and the output data to the destination memory. This allows functions such as gamma correction, brightness, contrast and thresholding to be performed in real time in hardware on a per color or per camera basis. Different mappings can also be applied to Bayer camera data in real time, to assist white color balancing. The LUT may also be used to shift the LSB aligned video data to MSB alignment ready for processing.	
PCI FIFO:	A 4096 by 32-bit FIFO provides buffering between the camera and the PCI Express bus, as well as packet buffering in the PCI Express interface. Note that this is not a frame store; <i>Phoenix</i> use high speed DMA to transfer the camera data into system memory, and therefore the image size is only limited by the amount of memory available on the host.	
Bus Master Control:	Core to <i>Phoenix</i> is a dedicated RISC processor and a highly optimised DMA engine. The RISC processor generates PCI Express Non-Posted requests to system memory to read transfer length, destination address and other control information directly from host memory. For optimal efficiency, the resulting instructions are held in a pipeline buffer before being used to generate Posted packets containing image data. The RISC processor optionally generates a PCI interrupt to signal that the transfer has completed, before continuing to execute the next instruction, and also supports jump instructions that allow a single piece of RISC code to loop continuously.	
	This whole process is completely autonomous to the hardware and requires 0% CPU overhead to maintain. The DMA engine is thus capable of sending data at the full PCI Express rate and the throughput is only limited by the max payload size of the host machine.	
Interrupts:	An interrupt signal is available, and can be configured via software to interrupt on a number of different events, including acquisition complete, FIFO overflow, Start/End of Frame/Line, etc.	
Counter Timers:	Four 32-bit counter timers are available for each channel of the <i>Phoenix</i> . The counter timers are dedicated for the following functions:	
	 Astable timer used as a line rate generator for linescan cameras, or as an acquisition trigger for areascan cameras, thus controlling the overall frame rate. The period of the astable can be set from 1µs up to 70 minutes in 1µs increments. 	
	 Dual monostables for generating two exposure output signals, e.g. ExSync and PRIN. Both monostables are triggered by the same software selectable event but can be programmed with different time periods, once again to 1µs resolution. This provides a flexible exposure control system. 	
	3. Trigger delay counter used to postpone acquisition triggering by a programmable time delay or line count. This allows the acquisition trigger sensor to be mounted remotely from the camera. (Note: As the counter is non-retriggerable, subsequent trigger events will be ignored until a pending event has completed its delay).	
	4. A versatile event counter is provided to count a number of different events types - Lines (LVAL), Frames (FVAL) or microseconds, within a specified gate condition - Line (LVAL), Frame (FVAL), Acquisition Trigger or Entire Acquisition. The event count provides readings for both the current value, as well as the final value at the end of the previous gate condition. For example, the event counter can be configured to provide the current line number within a frame, as well as the total number of lines in the previous frame. Other uses include providing the frame period, the number of lines in the previous acquisition trigger envelope – and hence how much data there is to process, or the number of images processed so far.	

Camera Control Outputs:	Two 4-bit EIA-644 (LVDS) output ports are provided to interface with the camera. Each bit can be individually set to a logical "1" or "0" under software control or used to drive the camera with exposure control pulses from the counter timer module. The ports are on the Camera Link connectors.	
Opto-Isolated I/O:	4 bits of opto-isolated I/O are provided to interface to external systems. As standard, <i>Phoenix</i> is configured with 2 bits of input and 2 bits of output, but this can be varied as factory build option - please contact your distributor for further information.	
	The outputs are designed to sink up to 20mA, and will withstand 24V when "off". The inputs sense voltages between 3.3V and 24V as a logic high input. A $4.7k\Omega$ current limiting series resistor is fitted on all inputs.	
	The outputs can be individually set and cleared via software, controlled from the internal timer resources, or fed from other input events, e.g. acquisition triggers, etc.	
EIA-644 Control In:	Two 2-bit EIA-644 (LVDS) input ports are provided to interface with other systems. They can used as additional acquisition trigger sources, or as inputs from shaft encoders, etc.	
<i>TTL I/O</i> :	Two 8-bit TTL I/O ports are provided to interface with other systems. Each 8-bit port can be independently configured as all input or all output under software control. When used as outputs, each bit can source 24mA at min 2.2V or sink 24mA at max 0.55V. When used as inputs, an applied voltage of between 2V and 5V is read as a logical "1" and an applied voltage of between 0V and 0.8V as a logical "0".	
Serial Port:	Phoenix is fitted with a dual channel Universal Asynchronous Receiver Transmitter (UART), containing 64-character hardware transmit and receive FIFOs for each channel (the software libraries buffer the transmit and receive data to provide larger user FIFOs).	
	Each channel independently supports 1, 1.5 or 2 stop bits; 5, 6, 7 or 8 data bits; and odd, even or no parity. The baudrate can be configured with standard values from 300 baud up to 115,200 baud. <i>Phoenix</i> also supports software (XON, XOFF) flow control within the UART without host CPU intervention. The UART is also accessible as a Windows Com port.	
Connectors:	<i>Phoenix</i> is fitted with the 26-way 3M MDR connectors and screwlocks as specified in the Camera Link v1.2 specification. For opto-isolated, EIA-644 & TTL I/O there are internal 20 & 26 way 0.1" IDC headers, with the option to bring these out to a 50-way mini D on an adjacent PCI slot.	
	A 10 way 0.1" IDC header ("Chain") allows two Phoenix boards to be used together to simultaneously acquire from wider sources. The next section shows the pinout of the connectors.	

PHOENIX-D48CL-PE1

CONNECTOR PINOUTS

Camera Connectors

Phoenix-D48CL is fitted with two 26 way mini-D Camera Link sockets on the PCI end bracket. Connector type: 3M MDR (N10226-52B2PC).

PIN	SIGNAL	PIN	SIGNAL
1	Inner Shield (Power)	14	Inner Shield (Return)
2	CC4-	15	CC4+
3	CC3+	16	CC3-
4	CC2-	17	CC2+
5	CC1+	18	CC1-
6	SerTFG+	19	SerTFG-
7	SerTC-	20	SerTC+
8	X3+	21	X3-
9	XClk+	22	XClk-
10	X2+	23	X2-
11	X1+	24	X1-
12	X0+	25	X0-
13	Inner Shield (Return)	26	Inner Shield (Power)

NOTES:

- 1. For clarity, the Camera Link pinout shown is for the Base configuration. In Medium configuration, the second Camera Link Base connector *Xn* signals are used as *Yn* inputs, and the *CCn* and *Ser* I/O signals are not used.
- 2. Names in parenthesis are those used by Power over Camera Link (PoCL)

TTL I/O Connector

PIN SIGNAL		PIN	SIGNAL
1 (1)	TTL A0 (LSB)	2 (2)	TTL A1
3 (3)	TTL A2	4 (4)	TTL A3
5 (5)	TTL A4	6 (6)	GND
7 (7)	TTL A5	8 (8)	TTL A6
9 (9)	TTL A7 (MSB)	10 (10)	TTL A Len
11 (11)	GND	12 (12)	CcOutA1 TTL
13 (13)	CcOutA2 TTL	14 (26)	TTL B0 (LSB)
15 (27)	TTL B1	16 (28)	TTL B2
17 (29)	TTL B3	18 (30)	TTL B4
19 <i>(31)</i>	GND	20 (32)	TTL B5
21 (33)	TTL B6	22 (34)	TTL B7 (MSB)
23 (35)	TTL B Len	24 (36)	GND
25 (37)	CcOutB1 TTL	26 (38)	CcOutB2 TTL

Phoenix-D48CL is fitted with an internal 26-way header for TTL I/O. Connector type: Standard 26 way 0.1" pitch box header for use with IDC sockets.

NOTES:

NOTES:

signal.

information.

1.

2.

4.

- 1. The naming convention used is standard bit ordering, i.e. TTL A0 and TTL A7 are the LSB and MSB bits respectively of TTL Port A.
- 2. TTL X Len is a latch enable signal for the appropriate port. If it is held at a logical "0", then the current values on the I/O port pins are read. If it is held at a logical "1", then the values on the I/O port pins when TTL X Len transitioned from "0" to "1" are read. By default, this signal is fitted with a $4.7k\Omega$ pulldown resistor, such that it can be left unconnected.
- 3. CcOut*X* TTL are buffered output-only TTL versions of the CCX EIA-644 signals available on the Camera Link connectors.
- 4. The pin numbers in parentheses are for the Combined I/O Adapter.

The opto-isolated I/O consists of a signal

The standard build of Phoenix-D48CL

3. The opto-isolated outputs are designed to sink up to 20mA of current from a 24V supply, and the inputs sense voltages between 3.3V and 24V as a logic high input. AuxInXY are EIA-644 (LVDS) inputs used

to connect external devices such as shaft encoders, or other trigger devices.

provides two opto-isolated inputs (OptoA1 & OptoB1) and two opto-isolated outputs (OptoA2 & OptoB2). These can be supplied with other combinations of input or output please consult your distributor for more

and a ground connection, all of which are all isolated from each other and the main GND


Opto-Isolated & EIA-644 I/O Connector

Phoenix-D48CL is fitted with an internal 20-way header for opto-isolated and EIA-644 I/O. Connector type: Standard 20 way 0.1" pitch box header for use with IDC sockets.

PIN	SIGNAL	PIN	SIGNAL
1 (16)	OptoA1 Signal	2 (17)	OptoA1 GND
3 (18)	OptoA2 Signal	4 (19)	OptoA2 GND
5 (20)	AuxInA1+	6 (21)	AuxInA1-
7 (22)	AuxInA2+	8 (23)	AuxInA2-
9 (24)	GND	10 (25)	GND
11 (41)	OptoB1 Signal	12 (42)	OptoB1 GND
13 (43)	OptoB2 Signal	14 (44)	OptoB2 GND
15 (45)	AuxInB1+	16 (46)	AuxInB1-
17 (47)	AuxInB2+	18 (48)	AuxInB2-
19 <i>(49)</i>	GND	20 (50)	GND

Combined I/O Adapter (optional item)

An interface adapter (AS-PHX-ADP-50MD-IO) is also available which utilises a free adjacent PCI slot to access all the I/O signals from the two internal 0.1" IDC headers. It consists of a single 50-way mini D connector (Honda part number "PCS-E50PM"), fitted with 4-40 UNC thread screwlocks, mounted on a PCI end bracket.



frage and there

CONFORMANCE

PCI Express Interface:	 PCI Express Bus single lane interface to Specification Revision 1.1, with a max payload size of 512 bytes. <i>Phoenix-D48CL</i> supports both Short (32-bit) and Long (64-bit) Address packets for native 64 bit addressing. It also generates Posted Writes for image data, thus achieving transfer rates in excess of 190Mbytes/sec, subject to host performance. The board requires 16MBytes of address space, and a further 256 bytes of I/O space. 		
Camera Link:	Phoenix-D48CL conforms to v1.2 of the Camera Link specification.		
Approvals:	 EU CC mark for compliance with EMC EN 55022:1998 (class A) and EN 55024:1998 in accordance with EU directive 89/336/EEC. USA EMC FCC Class A. The printed circuit board is manufactured by UL recognised manufacturers and has a flammability rating of 94-V0. 		

PHYSICAL AND ENVIRONMENTAL DETAILS

Dimensions:	PCB: Overall:	186mm by 107mm 200mm by 126mm including end bracket and connectors.
Approximate weight:	140g	
Power consumption (typical):	+3.3V 1.1A	+12V 50mA (PoCL control) plus up to 8W (for PoCL cameras)
Storage Temperature:	-15°C to	+70°C.
Operating Temperature:	0°C to +55°C.	
Relative Humidity:	10% to 90% non-condensing (operating and storage).	

ORDERING INFORMATION

PART NUMBER	DESCRIPTION
AS-PHX-D48CL-PE1	Camera Link frame grabber for Base, Dual Base or Medium Camera Link configurations. PCI Express bus with single lane (x1) bus interface.
AS-CBL-CL-MP-C-xM AS-CBL-CL-MPSP-C-xM	Standard (MDR) to Standard (MDR) Camera Link cable <i>x</i> metres in length. Standard (MDR) to Mini (HDR/SDR) Camera Link cable <i>x</i> meters in length. All cables are PoCL compliant. Standard stock lengths are 1m, 3m, 5m and 10m. Higher flex rating cables also available – contact your distributor for details.
AS-PHX-ADP-50MD-IO	Combined I/O adapter, comprising a PCI end bracket with a 50-way mini-D connector, ribbon cables to the internal 20 and 26 way 0.1" IDC headers, and a mating 50-way connector with hood.
AS-PHX-CBL-CH-IDC-M08	Chaining cable to connect two adjacent <i>Phoenix</i> PCI boards.
AS-PHX-SDK-xxx-CD	Software Development Kit for xxx operating system. For a full list of all supported operating systems please refer to the SDK datasheet, or contact your distributor.

An initial order for *Phoenix* with an SDK is supplied in a presentation case.

THE PHOENIX RANGE

The following products are available in the Phoenix range:

- CoaXPress frame grabbers.
- Base only Camera Link frame grabber.
- Base, Dual Base and Medium Camera Link frame grabber.
- Base, Medium and Full Camera Link frame grabber.
- 36-bit LVDS frame grabber.

They are available in standard PCI Express, PCI, PMC, CompactPCI, PCI/104-Express and PC/104-Plus form factors.

More products are in development. Please consult your distributor for information on the availability of other camera interface, PCI interface, and form factor options.



CONTACT DETAILS

Europe & APAC:

Active Silicon Limited Pinewood Mews, Bond Close, Iver, Bucks, SL0 0NA, UK.

 Tel:
 +44 (0)1753 650600

 Fax:
 +44 (0)1753 651661

 Email
 info@activesilicon.com

 Website:
 www.activesilicon.com

Americas:

Active Silicon, Inc. 479 Jumpers Hole Road, Suite 301, Severna Park, MD 21146, USA. Tel: +1 410-696-7642

 Tel:
 +1 410-696-7642

 Fax:
 +1 410-696-7643

 Email:
 info@activesilicon.com

 Website:
 www.activesilicon.com